SK Hynix and Intel explore shared memory pools to ease AI bottlenecks
Photo: Tara Winstead / Pexels
The memory maker's rack-scale design aims to let multiple AI servers draw from one large pool of memory as agentic AI workloads grow
SK Hynix is working with Intel and other industry partners on a new way to feed AI servers. The idea is to stop giving every machine its own private stash of memory and let them share a common pool.
The push comes as agentic AI, the kind of software that runs multi-step tasks on its own, keeps raising demand for memory capacity and bandwidth.
What SK Hynix actually proposed
SK Hynix presented the concept, called a shared memory pool, at the Intel AI Summit in Seoul on November 12, 2026.
In technical terms, the design moves high-capacity memory into dedicated racks. Multiple GPU and CPU servers can then reach that memory through high-speed interconnects such as Compute Express Link (CXL) and RDMA.
CXL lets processors treat external memory as if it were nearby, while RDMA lets machines read each other’s memory without routing every request through the main processor.
The pooled racks would sit alongside existing server setups rather than replace them.
SK Hynix Vice President Joo Young-pyo pointed to inefficiencies in the traditional approach, where high-bandwidth memory is attached directly to each GPU. He also credited progress to joint ecosystem development with partners.
AI, tech, and the markets they move—in one daily briefing.
Daily. Free. Join 34,000+ readers across crypto, finance, and policy.
The KV cache problem, and an 81% answer
The design targets one specific headache: the KV cache. This is the working memory an AI model builds up as a conversation or task unfolds, and it grows quickly during multi-turn inference.
SK Hynix’s internal testing put numbers on how costly that can be. Using eviction and recompute, the average time to first token came in at 80.76 seconds.
With remote CXL DRAM from a shared pool, that figure dropped to 15.45 seconds. That works out to approximately an 81% reduction in first-token latency.
These are internal results, though. SK Hynix said the architecture will be validated with Intel, customers and other strategic partners, starting from the system-design phase onward.
A partnership with history
This is not the first time the two companies have teamed up on server memory. In December 2025, SK Hynix became the first vendor to receive Intel Data Center certification for a 256 GB DDR5 RDIMM on the Xeon 6 platform.
That module delivered up to a 16% increase in inference performance. It also cut power consumption by approximately 18%.
The shared memory pool builds on that relationship and fits SK Hynix’s broader focus on memory-centric computing. The research framing positions Intel’s CPUs as orchestrators in agentic AI systems, coordinating the work while GPUs handle heavy computation and pooled memory holds the growing context.
Disclosure: This article was edited by Diego Almada Lopez. For more information on how we create and review content, see our Editorial Policy.

